In-memory multiplication engine with SOT-MRAM based stochastic computing by Ma, Xin et al.
In-memory multiplication engine with SOT-MRAM
based stochastic computing
Xin Ma1,2, Liang Chang1,3, Shuangchen Li1, Lei Deng1, Yufei Ding2, Yuan Xie1
1Department of Electrical and Computer Engineering, UCSB, California, USA
2Department of Computer Science, UCSB, California, USA
3School of Electronic and Information Engineering, Behang University, Beijing, China
Abstract—Processing-in-memory (PIM) turns out to be a
promising solution to breakthrough the memory wall and the
power wall. While prior PIM designs yield successful implemen-
tation of bitwise Boolean logic operations locally in memory, it
is difficult to accomplish the multiplication (MUL) instruction
in a fast and efficient manner. In this paper, we propose a
new stochastic computing (SC) design to perform MUL with
in-memory operations. Instead of using the stochastic number
generators (SNGs), we harness the inherent stochasticity in the
memory write behavior of the magnetic random access memory
(MRAM). Each memory bit serves as an SC engine, performs
MUL on operands in the form of write voltage pulses, and stores
the MUL outcome in-situ. The proposed design provides up to 4x
improvement in performance compared with conversational SC
approaches, and achieves 18x speedup over implementing MUL
with only in-memory bitwise Boolean logic operations.
Index Terms—Stochastic computing, PIM, SOT-MRAM
I. INTRODUCTION
The processing-in-memory (PIM) paradigm has been con-
sidered as a promising alternative to break the bottlenecks of
conventional von-Neumann architecture. In the era of big data,
data movement between the processor and the memory results
in huge power consumption (power wall) and performance
degradation (memory wall), known as the von-Neumann bot-
tleneck [1]. By placing the processing units inside/near the
memory, PIM remarkably reduces the energy and performance
overhead induced by data transport [2] [3]. In the recent
advancement of PIM designs, it also allows fully leverage the
large memory internal bandwidth and embrace massive paral-
lelism by simultaneously activating multiple rows, subarrays,
and banks in memory arrays for bit-wise operations [4]. These
performance gains are all achieved at a minimal cost of slightly
modifying the memory array peripheral circuits [5] [6].
Multiplication (MUL) is always a complex task to accom-
plish in efficient PIM designs, despite that MUL instructions
are frequently used in Neuro Network (NN) algorithms and
linear transforms (e.g. Discrete Fourier Transform). As shown
by the recent developed DRISA [6], it takes 143 cycles
to calculate an 8-bit multiplication, which deviates from its
original motivation to achieve high performance with in-
memory bitwise operations. The situation may be even worse
with operands composing of more bits, as the cycle count
can increase exponentially with the operand’s bit length.
The challenge mainly lies in the fact that MUL can not be
effectively decomposed into a small serial of bitwise Boolean
logic operations which can be performed locally in memory.
To tackle such challenge, prior efforts propose to either
approximate the MUL or utilize the analog computing features
of hardware devices. On one hand at the algorithm level,
binary NN with approximate binary weights and activations
has been developed [7]. As such, the MUL is simplified
into bitwise XNOR operations that become PIM friendly
[8]. Unfortunately, such simplification comes at the cost of
the undesired and significant degradation in the classification
accuracy of NN. On the other hand at the hardware level,
ReRAM is implemented to ease MUL in novel PIM designs,
taking advantage of ReRAM’s analog storage. The analog
resistance/conductance of ReRAM encodes the weights in
NN. By activating one entire row/column simultaneously in
a ReRAM crossbar, the dot product between a matrix and
a vector in NN can be easily achieved using Ohm’s law
[5]. Nevertheless, ReRAM itself suffers from the long write
latency, high programming voltage and limited endurance,
which hinders its application in high-speed and energy efficient
architecture design.
In this work, we propose a new stochastic computing (SC)
design to effectively perform MUL with in-memory opera-
tions, in light of the simplicity to implement MUL with SC. In
order to tightly couple SC with PIM, we embrace the inherent
stochasticity of the memory bit in spin-orbit-torque mag-
netic random access memory (SOT-MRAM). Specifically, the
stochastic number generation and massive AND operations in
the conventional SC-based MUL are implemented with simple
memory write operations in SOT-MRAM. Consequently, each
bit serves as an SC engine, and the large supporting circuits
for stochastic number generation and logic operations can be
effectively saved. Finally, the MUL outcome is represented by
the probability distribution of the binary storage states among
MRAM bits, and can be converted back to its binary form with
pop-count. The contributions of this paper are summarized as
follows:
• We propose the idea of employing the inherent stochastic
write in SOT-MRAM to promote SC in the PIM design.
• We develop an efficient approach to implement MUL
in the way of memory write, by converting the binary
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multipliers to the write voltage pulse with varied duration.
• We propose two strategies of pop-count to convert the
MUL result back to its binary format, offering flexibility
to further trade performance with area.
• The proposed design provides up to 4x improvement
in performance and significant reduction in area occu-
pancy compared with conversational SC approaches, and
achieves 18x speedup over implementing MUL with only
in-memory bitwise Boolean logic operations.
II. PRELIMINARIES
This section introduces the motivation to combine SC with
PIM and the preliminary design with the stochastic switching
behavior of SOT-MRAM.
A. SC and PIM
SC provides an alternative approach to implement the MUL
function. SC is an approximate computing method, which has
been studied for decades and widely applied to image/signal
processing, control systems and general purpose computing
[9] [10]. SC method essentially trades the data representation
density for simpler logic design and lower power. For instance,
SC represents a n-bit binary number with a stochastic bitstream
( 2n-bit). The value of the binary number X equals to the
probability of the appearance of ”1”s in the bitstream ({xi}):
X = 2/6(binary)→ {xi} = {1, 0, 0, 0, 1, 0}(stoch.), (1)
Benefiting from such data representation, the MUL between
two numbers can be converted to simple bitwise AND op-
erations, which dramatically reduces the complexity of logic
design.
Y = 3/6(binary)→ {xi} = {0, 1, 0, 1, 1, 0}(stoch.),
X • Y = 1/6→ {xi&yi} = {0, 0, 0, 0, 1, 0}(stoch.).
(2)
However, SC is not friendly to conventional von-Neumann
architecture. The data explosion of SC aggravates data move-
ment between processor and memory, which offsets the sim-
plicity brought by SC.
Instead, SC tightly couples with PIM from multi-fold as-
pects, leading to significant performance gain: First, the many
bits of stochastic bitstream can be stored in off-chip memory
with large capacity. Second, the logic operation with reduced
complexity can be implemented by the processing units locally
in memory. Finally, the stochastic feature of bitstream allows
parallel computing on the individual bit, so that the internal
memory bandwidth can be fully leveraged. Therefore, the
MUL instruction can be significantly accelerated by combining
SC with PIM.
Several challenges still exist towards combine SC with
PIM. The random bitstream still relies on stochastic number
generators (SNGs), which incurs large area overhead for the
supporting circuits. In addition, those stochastic bits can be
hardly generated in parallel and with eliminated correlations,
resulting in degradation of performance and accuracy in com-
puting MUL. In our design, we overcome these drawbacks by
utilizing the inherent stochasticity in MRAM bit.
B. SOT-MRAM and its stochastic switching
SOT-MRAM utilizes the spin-orbit torques to write the
memory cell, overcoming the drawbacks of Spin Transfer
Torque-MRAM (STT-MRAM) in terms of high write latency,
and large write energy dissipation [11] [12]. Fig. 1 compares
the similarity and difference between SOT-MRAM and STT-
MRAM cells. Similarly, both types of MRAM cells store
the bit value in a magnetic tunnerling junction (MTJ). The
bit value ”0” or ”1” is read out electrically as high or
low tunneling magneto-resistance, which is controlled by the
antiparallel (AP) or parallel (P) alignment of magnetization in
the free layer (FL) and the reference layer (RL). Although
the write of MRAM bit is always fulfilled by controlling
the magnetization direction of the FL, the mechanisms used
are different between STT-MRAM and SOT-MRAM. In STT-
MRAM, the write current passes through MTJ and the spin
polarized current exerts notable STT to switch the FL mag-
netization [11] [13]. Differently in SOT-MRAM, SOTs are
generated by transversing write current though an additional
heavy metal layer (HML) to switch the magnetization in the
adjunct FL. As a result, SOT-MRAM does not suffer from the
asymmetric of write latency between ”AP→ P” and ”P→ AP”
in STT-MRAM, speeding up the write procedure. Moreover,
the energy efficiency of write is fundamentally higher in SOT-
MRAM. That’s because each electron can be reused multiple
times to exert SOTs after bounced back from HML and FL
interface, while it can be used once at most in STT.
Fig. 1. Illustration of the memory cells and the write strategies of STT-MRAM
(a) and SOT-MRAM (b).
We harness the stochastic behavior within the memory
write of SOT-MRAM to perform SC. The probability Pusw
of MRAM bit remains not switched under the appliance of
electrical current I is described [14]
Pusw = exp(−τexp(−∆(1− I/Ic))). (3)
Here, τ denotes the pulse duration of the applied I in
nanosecond, ∆ represents the thermal stability parameter of
the MTJ, and Ic is the critical current strength required
to switch the FL magnetization. Fig. 2 plots the Pusw as
functions of I and τ , with ∆ = 60.9 and Ic = 80µA
estimated from previous micromagnetic simulations on SOT
driven magnetization dynamics [12]. By finely controlling the
parameters in the write of SOT-MRAM, each memory bit can
serve as a stochastic bit generator with the desired probability
of holding either ”0” or ”1”. Utilizing this feature of SOT-
MRAM, the large amount of stochastic bits in SC can be
generated in parallel and in-situ stored in memory with a
simple write operation.
Fig. 2. The probability of a MRAM bit remaining unswitched under different
pulse duration and strength of the applied electrical current
III. DATA CONVERSION AND HARDWARE DESIGN
To implement the MUL operation with the stochastic
switching of MRAM bit, the binary operands have to be
translated into certain parameter of the write voltage pulse.
The flow of our proposed sequential data conversion can be
summarized as:
X(binary), Y (binary)→ ln(X)(binary), ln(Y )(binary)
→ ln(X)(time), ln(Y )(time)→ X ∗ Y (stoch.)
→ X ∗ Y (Binary)
(4)
In this section, we will introduce them and the related hard-
ware design step by step.
A. Binary numbers to logarithmic timing signals
We first perform logarithmic operation on the digital
numbers stored in memory, i.e. X(binary), Y (binary) →
ln(X)(binary), ln(Y )(binary). The multiple bits of the
operand X are read out by sensing amplifiers (SAs) and
decoded to find their logarithmic values using a lookup table
(LUT) (Fig. 3). The LUT method is usually used in logarithm
multiplication, and has been demonstrated to be fast and
accurate [15]. This conversion step is necessary, since an
exponential operation is inherently included in the following
stochastic switching of the MRAM bit.
Afterwards, we convert the ln(X) to timing signals with a
digital-to-time converter (DTC). The DTC outputs a voltage
square pulse VtX , where the pulse duration τX in Eq. 3 is
proportional to the value of input ln(X). The magnitude of
the VtX pulse is normalized and fixed to drive SOT-MRAM
bit in its non-deterministic switching region.
B. Logarithmic timing signals to stochastic bitstream
The write voltage pulse VtX is subsequently applied onto
the source lines (SLs) of multiple rows of SOT-MRAM bits,
and drives their stochastic switching behaviors. The entire row
of MRAM array can be written simultaneously with a cross-
point design (Fig. 4) [12]. The MTJs in a row share a set of
driving transistors, and are directly linked to the BLs and SLs
without additional transistors for individual bit. As a result,
Fig. 3. Data conversion from binary to logarithmic timing signals
minimal area and energy overhead are introduced to enable
such simultaneous write.
Fig. 4. Schematics of the cross-point SOT-MRAM array, with stochastic bits
in-situ stored under a pulsed voltage
Fig. 5 shows how the SC-based MUL is performed. Ini-
tialization: a preset operation is required to initialize all the
bits to ”1” with reversed current Ic. Input first operand: the
converted write voltage pulse VtX is input onto the MRAM ar-
ray, resulting in partial switching of the bits. The probability of
remaining ”1”s equals to PX , where PX is proportional to the
value of operand X . MUL with the second operand input:
The MUL operation is performed by inputing a subsequent
voltage pulse VtY (similarly converted from operand Y ) onto
the same MRAM array. As a result, the remaining ”1”s survive
from not switched by neither pulse VtX nor VtY , and they
are distributed among the MRAM arrays with a probability
equaling PX ∗ PY (proportional to X ∗ Y ).
Fig. 5. Illustration for the SC-based MUL in SOT-MRAM
C. Stochastic bits to Binary numbers
At last, we perform bit counting to convert the outcome
from the stochastic representation to its binary format. Either
approximate pop-count (APC) [16] or PIM-based ADD oper-
ations [6] can be employed to bit counting. APC method can
be performed with one clock cycle, but introduces much area
overhead. Alternatively, PIM-based ADD is area-efficient, but
takes many clock cycles to perform the pop-count.
Specifically, we can accelerate the PIM-based pop-count for
the vectored multiply-and-accumulate (MAC) in NN. Fig. 6
shows the two-step strategy, where the sum is performed after
several MULs have been done. In the first step, we perform
row-wise sum with a carry-save addition (CSA). Then in the
second step, the intermediate sum results undergo a column-
wise additions with full adder (FA). Our motivation here is
to lessen the usage of FA for column-wised addition, since it
takes more clock cycles than the lock step bitwise operations
of CSA. As shown in Fig. 6, the delay from FA can be
averaged out, and the pop-count related cycle count converges
to that of CSA after many MULs.
Fig. 6. The two steps of the PIM-based pop-count strategy.
D. Put them all together
After putting all the pieces together, we point out strategies
to further improve the performance and accuracy, and explain
certain considerations in the design.
The sequential flow of data conversion can be separated
and pipelined to improve the throughput and performance. For
example, the LUT operation on the second operand can be
performed simultaneously with the stochastic memory write
for the first operand. Moreover, the bit counting can work
in parallel with MUL operations for NN applications. There
is no need for the relative slow pop-count to start until all
the fast MULs between wi and xi have been finished in
the computation of
∑
i wixi. Furthermore, one could pre-
convert certain frequently used data (e.g. weight wi in NN)
into stochastic bits, which can be stored non-volatilely in
MRAM arrays. Once other multipliers (e.g. inputs xi) come,
their converted timing signals can be directly input onto the
corresponding MRAM arrays to perform MUL operations.
There are several normalization units in the circuits that
can be used to fine tune the accuracy and performance. For
example, the pulse duration of Vt can be scaled to a range
where Pusw ≈ 0.5. Through such scaling, the switching
voltage pulse can not be longer than the usual time required
to switch MRAM bit, avoiding unnecessary slowdown in
computing. Moreover, the bitstream can be tuned neither
sparse nor dense to guarantee the accuracy of MUL, so that
more bits are effectively involved in SC. This is fundamentally
similar to the improved classification accuracy of NN with
more neurons involved.
Multiple rows can be simultaneously activated and wrote
to generate more stochastic bits in parallel. This situation
happens when performing MUL on operands with more bits.
In the cross-point MRAM design, we limit the number of
memory cells in each row due to the concern of IR drop.
The MTJs farther away from the driving transistors in the
row would suffer from a lower switching voltage [17], and
would likely undergo stochastic switching with undesired and
incorrect probability.
Finally, we note that the pulse duration τ is used here
for computing, instead of the magnitude of switching voltage
pulse Vt (equivalent to I in Eq. 3). That’s because the usage of
the magnitude I requires more complicated circuits design for
data conversion, owing to the complex dependence of Pusw
on I . In addition, the two inputs IX and IY has to be input
simultaneously onto the MRAM arrays. This is not friendly
to the pipeline strategies mentioned above, but will introduce
large area overhead onto the driven transistors to enable higher
current write instead.
IV. MONTE CARLO SIMULATIONS
To estimate the accuracy and its dependence on hardware
variance from statistics, we performe the Monte Carlo simula-
tions on the stochastic switching of MRAM bits. In the follow-
ing, nbit denotes the number of stochastic bits per MUL, P
represents the probability bitcount(Bi = 1, i = 1 : nbit)/nbit
that the bit remains not switched under certain input voltage
pulse. For one MUL operation, we test the proposed SC
with 1000 iterations and make statistics on the results among
iterations.
A. Accuracy
Fig. 7(a) shows the distribution of the error PXY −PX ∗PY
among the 1000 iterations, where the the probability PXY is
stochastically computed (with τX = 0.3ns, τY = 0.4ns) and
PX , PY are theoretically calculated from the two operands.
The error distribution is centered to zero, indicating that there
is no intrinsic bias in the SC arithmetic. The distribution can
be well fitted with a Gaussian function (red line), with the
standard deviation σ ≈ 1.6%. This indicates that the MUL is
with about 3.2% uncertainty for nbit = 1000.
Fig. 7. (a) The probability distribution of the deviation from theoretical
calculated MUL among 1000 iterations. (b) The MUL uncertainty as a
function of stochastic bits number and input values.
We further investigate the dependence of σ on the inputs τY
and the number of stochastic bits nbit. As shown in Fig. 7(b),
σ is almost independent on the inputs τY , but decreases with
larger nbit. Therefore, we can improve the accuracy of SC
by using more MRAM bits, despite that the improvement
becomes more gradual with larger nbit.
B. The impact of hardware variance
We also investigate the impact of hardware variance on the
accuracy of MUL operation, by introducing random fluctua-
tions on the devices’ parameters in Monte Carlo simulation.
The critical currents of MRAM bits Ic may be slightly
varied, since the many MRAM bits can not be manufactured
identically and they may also experience different thermal
fluctuations when in use [18]. Therefore, we introduce 0%
to 10% random fluctuations σ(Ic) on the Ic. As shown in
Fig. 8(a), the accuracy of SC remains almost unchanged under
different strength of fluctuations.
We also compare the fault tolerance of our design with that
of logarithm multiplication. To implement logarithm multi-
plication [15], we replace the DTC and SOT-MRAMs with
an antilogarithm amplifier. Then we introduce 4% to 10%
random fluctuations σ(Circuits) on DTC and antilogarithm
respectively for the two cases. As shown in Fig. 8(b), the
accuracy of our SC+PIM design remains almost unchanged,
while logarithm multiplication suffers from severe degradation
in accuracy with stronger fluctuations.
Fig. 8. The dependence of MUL uncertainty on the variance of critical
current among SOT-MRAM bits. The MUL uncertainties as functions of
circuit variance in our SC+PIM design and logarithm multiplication
V. EVALUATION
In this section, we evaluate the performance, power and area
overhead of the proposed SC+PIM design, and compare them
with that of other approaches using either SC or PIM.
A. Experimental setup
We adopt the cross-point design of SOT-MRAM arrays
similar to PRESCOTT [12], to enable the parallel memory
write. The low-power DTC generates voltage pulses with 22
ps time resolution and occupies 75µm∗25µm in area [19]. For
the APC, we design one-cycle fully parallel circuit synthesized
with 45nm FreePDK [20], integrating parameters from [16].
Our evaluation is based on the multiplication between two 10-
bit operands that represented by 210 stochastic bits.
In the following, different configurations have been com-
pared: SC+PIM (with APC) denotes our SC+PIM design
with pop-count conducted by APC. SC+PIM (with CSA) is
our SC+PIM design with pop-count performed with CSA+FA.
Specially, the evaluation is averaged onto each MUL for the
situation of performing 100 MULs in a MAC. SC represents
the usage of a built multiplier with the state-of-the-art SNG
[21] and popcount with APC. PIM is the situation that we
only use in-memory Boolean logic operations to implement
MUL.
B. Performance
Fig. 9(a) compares the cycle count used to perform each
MUL operation with different designs. Evidently, our SC+PIM
approach outperforms prior approaches using either SC or
PIM. The boost of performance in our design benefits from
the parallel generation of stochastic bits. In contrast, prior SC
approaches requires additional cycles to generate stochastic
bitstreams or to shuffle the existing pseudo-stochastic or
deterministic bitstreams [21].
In addition, we investigate the dependence of MUL cycle
count on the operands’ bit length as shown in Fig. 9(b). The
cycle count remains unchanged in our SC+PIM design, since
different amount of stochastic bits (2n for n-bit operand) can
be generated in parallel. As a comparison, the cycle count
required for MUL increases exponentially for the operands’
bits length in prior PIM design. Therefore, the speedup of
SC+PIM over PIM becomes more attractive for MUL between
operands with more bits.
Fig. 9. (a) The cycle count to implement each MUL with different approaches.
(b) The MUL latency as a function of multipliers’ bit length with SC+PIM
and PIM approaches
C. Energy consumption
Our SC+PIM design consumes 58% less energy compared
with the SC method (Fig. 10), thanks to the low write energy
of SOT-MRAM [22]. In our design, most energy is spent
through memory write, such as in the generation/computing of
stochastic bits and the pop-count with bitwise addition (CSA).
The situation is similar to prior SC approaches, where 88% of
the energy is consumed in data buffering related operations.
As shown by the breakdown of the energy consumption
in Fig. 10, the initialization step costs more energy than the
following steps performing SC for MUL. That’s because a
write voltage pulse with a higher magnitude and a longer pulse
duration needs to be applied to guarantee the initialization.
Afterwards, the memory bits are mainly driven in a non-
deterministic switching region which consumes less energy.
D. Area overhead
The area overhead of different designs is compared in
Fig. 11. The area overhead is smaller by about one order of
magnitude for our SC+PIM design than conventional SC. The
Fig. 10. The energy consumption for each MUL with different approaches
and their breakdown.
improvement originates from the removal of the additional
circuits for SNG, which occupies 95% of the area in the
conventional SC approach.
As shown by the breakdown of area overhead in Fig. 11,
the memory space required for the LUT table is comparable
to the DTC and APC in our design, for the case of 10-bit
multiplication. The LUT table size will shrink for regular 8-
bit multiplication, since it depends exponentially on the bit
length of the operands.
Fig. 11. The area overhead in different approaches with their breakdown.
VI. CONCLUSION
In this paper, we propose a new SC design to perform MUL
with in-memory operations. The stochastic random generation
and AND operation in conventional SC are implemented
by the simple write operations onto the SOT-MRAM. Such
design is enabled by converting the binary multipliers to the
varied pulse duration of the write voltage for SOT-MRAM.
Consequently, the stochastic bits for the MUL outcome are in-
situ stored. Two strategies of pop-count (APC or PIM-based
ADD) have been proposed to convert the MUL result back to
its binary format, offering flexibility to further trade off per-
formance with area. Our approach improves the performance
to compute MUL with PIM, in synergy with the mitigation of
area overhead for supporting circuits of SC.
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